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In this work, we present the results of an investigation into the effectiveness of varying ammonium
sulphide NH42S concentrations in the passivation of n-type and p-type In0.53Ga0.47As. Samples
were degreased and immersed in aqueous NH42S solutions of concentrations 22%, 10%, 5%, or
1% for 20 min at 295 K, immediately prior to atomic layer deposition of Al2O3. Multi-frequency
capacitance-voltage C-V results on capacitor structures indicate that the lowest frequency
dispersion over the bias range examined occurs for n-type and p-type devices treated with the
10%NH42S solution. The deleterious effect on device behavior of increased ambient exposure time
after removal from 10%NH42S solution is also presented. Estimations of the interface state defect
density Dit for the optimum 10%NH42S passivated In0.53Ga0.47As devices extracted using an
approximation to the conductance method, and also extracted using the temperature-modified
high-low frequency C-V method, indicate that the same defect is present over n-type and p-type
devices having an integrated Dit of 2.51012 cm−2 11012 cm−2 with the peak density
positioned in the middle of the In0.53Ga0.47As band gap at approximately 0.37 eV 0.03 eV from
the valence band edge. Both methods used for extracting Dit show very good agreement, providing
evidence to support that the conductance method can be applied to devices incorporating high-k
oxides on In0.53Ga0.47As. © 2011 American Institute of Physics. doi:10.1063/1.3533959
I. INTRODUCTION
In order to continue complementary metal-oxide-
semiconductor CMOS development beyond the 22 nm
node, high-mobility III-V channel layers such as
In0.53Ga0.47As, in combination with alternative gate oxides
such as Al2O3, are currently under investigation. The inter-
facial chemistry for high-k materials on III-V substrates is
more complex than the Si /SiO2 system, with the possibility
for competing bonding structures comprising more than one
substrate element, and associated native oxides, to contribute
to interfacial defects. This factor has been one of the main
obstacles to the development of viable high-k/III-V devices,
since a high interface state density Dit has a critical detri-
mental effect on device characteristics, and as such has mo-
tivated extensive research in trying to understand the cause
of these defects, and on the passivation of the high-k/III-V
interface in an attempt to reduce Dit.1–7 One of the more
common ex situ passivation techniques involves the use of
sulfur based chemicals such as ammonium sulphide
NH42S.8–12 Aqueous NH42S is widely used due to its’
effectiveness at removing native oxides, and at improving
the electrical characteristics of devices fabricated on
NH42S treated surfaces.5,6 In addition, passivation in
NH42S solution is a relatively quick, cost-effective, and
straight-forward process. However, there is little discussion
in the literature regarding the optimization of the passivation
procedure. Despite it being a simple process, there are a
number of important parameters which can have a decisive
bearing on the efficacy of the passivation, principal among
these being: the surface pretreatment, if any, prior to immer-
sion in the NH42S solution; the passivation time in the
NH42S solution; the concentration of the NH42S solution;
and the temperature of the NH42S solution. An extensive
chemical and physical study, using x-ray photoelectron spec-
troscopy XPS and atomic force microscopy, by Brennan et
al. investigated the optimum aqueous ammonium sulphide
passivation conditions.13 The results of that work established
that an initial decrease followed by immersion for 20 min in
a 10%NH42S solution at room temperature, was the most
effective in terms of suppression of native oxide formation
and in minimizing surface roughening effects. Given the
positive results from that chemical and physical analysis, the
principal aim of this work is to investigate the electrical char-aElectronic mail: eamon.oconnor@tyndall.ie.
JOURNAL OF APPLIED PHYSICS 109, 024101 2011
0021-8979/2011/1092/024101/10/$30.00 © 2011 American Institute of Physics109, 024101-1
acteristics of MOS devices to understand the effects of vary-
ing the NH42S concentration in the passivation of n-type
and p-type In0.53Ga0.47As surfaces prior to atomic layer depo-
sition ALD of Al2O3. A secondary objective of this study is
to utilize the electrical results from the MOS device exhibit-
ing the best electrical characteristics, to perform a detailed
comparison of the extracted Dit across the In0.53Ga0.47As en-
ergy gap at the Al2O3 / In0.53Ga0.47As interface using two dif-
ferent methods, the temperature modified high-low fre-
quency C-V method and the more traditional approximation
to the conductance method.
II. EXPERIMENTAL DETAILS
The In0.53Ga0.47As epitaxial layers used in this work
were either 1 2 m n-type In0.53Ga0.47As S at 4
1017 cm−3 grown by MOVPE on heavily S at 2
1018 cm−3 n-doped InP100 wafers, or 2 2 m
p-type In0.53Ga0.47As Zn at 41017 cm−3 grown by
MOVPE on heavily p-doped Zn at 21018 cm−3
InP100 wafers. Identical epitaxial layers and substrates
were used previously in the chemical and physical study by
Brennan et al.13 Prior to immersion in aqueous NH42S so-
lutions, all In0.53Ga0.47As surfaces were initially degreased
by sequentially rinsing for 1 min each in acetone, methanol,
and isopropanol. NH42S concentrations of 22%, 10%, 5%,
and 1% in deionized H2O were used, and the In0.53Ga0.47As
surfaces were subjected to the dilute NH42S for 20 min,
with the solution at room temperature 295 K. Samples
were introduced to the ALD chamber load lock base pres-
sure of less than 210−8 mbar within 7 min after re-
moval from the aqueous NH42S solution, unless otherwise
stated. This air exposure was kept as short as possible in an
effort to minimize both native oxide regrowth and ambient
contamination prior to Al2O3 growth nominal thickness 8
nm. Gate contacts 100 nm thick were formed by e-beam
evaporation of Ni 60 nm, and Au 40 nm, through a
shadow mask. For comparative purposes across all samples,
the electrical tests were performed on capacitors of nominal
100 m diameter, and in order to rule out variation due to
any differences in the shadow masks used for metal deposi-
tion, the actual dimensions of the test devices were measured
using an optical microscope for all samples. Multiple sites
were examined in all cases to ensure the results are represen-
tative of device behavior. It is also noted that larger and
smaller device areas were measured on all samples and the
capacitance scaled as expected with area. Back metal con-
tacts of Ti/Au for p-type devices and Au/Ge/Au/Ni/Au for
n-type devices were deposited, followed by a 30 s rapid
thermal anneal RTA at 623 K in N2. The back metal contact
formation was carried out to minimize any contribution of
series resistance to the electrical results. The capacitance-
voltage C-V and conductance-voltage G-V measurements
were recorded using a HP4284A LCR meter. The measure-
ments at room temperature were performed on-wafer in a
microchamber probe station Cascade Microtech, model
Summit 12971B in a dry air, dark environment dew point
203 K. Conventional transmission electron microscopy
TEM samples were prepared using focused ion beam thin-
ning procedures in an FEI 200 Workstation and examined at
200 kV in a JEOL2000FX.14 Monochromated XPS was car-
ried out using an Al K 1486.7 eV x-ray source with a
linewidth of 0.25 eV and an Omicron 125 mm seven channel
hemispherical analyzer with a pass energy of 15 eV and
seven Channeltron detection system described elsewhere.15
Core level photoemission spectra were taken of the As 2p3/2,
Ga 2p3/2, In 3d5/2, C 1s, O 1s, S 2p, As 3d, Ga 3d, and
In 4d regions after loading to ultrahigh vacuum and prior to
both Al2O3 and metal deposition in order to determine the
chemical composition of the initial interfacial region.
III. RESULTS AND DISCUSSION
TEM micrographs for n-type and p-type
Au /Ni /Al2O3 / In0.53Ga0.47As / InP devices are shown in Figs.
1a and 1b, respectively. These particular samples had re-
ceived the 10%NH42S passivation prior to ALD deposition.
The TEM results show that the actual physical thicknesses of
the Al2O3 layers are close to the nominal value of 8 nm, and
the ALD oxide layers exhibit good thickness uniformity over
the area examined. The oxide layers also appear amorphous
without any evidence of crystallite formation. In addition, it
is noticeable that there is no visible roughening of the
Al2O3 / In0.53Ga0.47As interfaces from the 10%NH42S
In0.53Ga0.47As surface treatment. Roughening effects have
been observed when higher concentrations 22%, and
temperatures 333 K, of NH42S have been used, and in
which case the NH42S may have partially etched the
In0.53Ga0.47As surface.13,16 This is relevant to MOS field ef-
fect transistor MOSFET device transport properties as it is
crucial to have as smooth an interface as possible because
roughness at the oxide-semiconductor interface can result in
surface scattering effects leading to reduced mobility. It is
noted that there appears to be a band of lighter image con-
trast running through the center of the Al2O3 layer in both
samples. In addition, this band was not observed in TEM
micrographs taken from an area of the n-type sample with no
gate metal not shown, which may suggest that mechanical
stress from the gate metal could be a contributing factor.
However, the authors of this work have observed similar
bands running through Al2O3 layers which were deposited in
three independent ALD reactors. A detailed analysis of this
FIG. 1. Cross-sectional TEM micrographs of a 10%NH42S treated, Au/
Ni/7.8 nm Al2O3 /n-In0.53Ga0.47As / InP, and b 10%NH42S treated, Au/Ni/
7.5nm Al2O3 /p-In0.53Ga0.47As / InP device structures.
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effect is beyond the scope of this paper, and work is continu-
ing to precisely identify the physical origin of this observa-
tion.
The C-V response at room temperature 295 K with ac
signal frequencies from 200 Hz to 100 kHz for the 22%,
10%, 5%, and 1%NH42S passivated n-type In0.53Ga0.47As
devices are shown in Figs. 2a–2d, respectively. With re-
gard to the 22%, 5%, and 1% devices, the frequency disper-
sion, with a broad peak response observed for Vgate in the
range of 0.25 to 2 V, is typical of that commonly ob-
served in the literature for n-type In0.53Ga0.47As.2,5,7,17–19
This is characteristic of interface defects with a peak density
at a specific energy in the In0.53Ga0.47As band gap and is
unlikely to be representative of true inversion at the
Al2O3 /n-In0.53Ga0.47As interface.17 True inversion at the
Al2O3 / In0.53Ga0.47As interface would result in a constant ca-
pacitance as a function of Vgate, where the magnitude of this
constant capacitance region increases with increasing tem-
perature or decreasing measurement frequency up to a maxi-
mum value set by the oxide capacitance Cox.20 A similar
form of the C-V response observed in Figs. 2a, 2c, and
2d, has been reported for different n-In0.53Ga0.47As surface
preparations, different high-k oxide layers, different high-k
deposition methods, and for samples with and without inter-
layer oxides.2,5,7,17–19 This indicates that the dominant inter-
face defect originates from the In0.53Ga0.47As surface, as op-
posed to the interfacial layer or high-k oxide, with vacancies
or surface As-dimers as the possible origin of the interface
states. However, for the 10% n-type device in Fig. 2b, the
C-V response is noticeably improved. There is a reduced
response for the interface state related capacitance Cit at
negative gate bias in terms of the peak magnitude and width,
and it is significant that the C-V response goes through a
peak and then decreases again as the gate bias approaches
2 V, even at 200 Hz. This is in contrast to the higher
magnitude and broader profiles evident for the other three
samples as seen in Figs. 2a, 2c, and 2d. This suggests a
reduction in the interface state density for the 10%NH42S
surface treatment. It is also necessary here to stress the im-
portance of measuring down to very low frequencies 200
Hz in order to capture as much of the interface defect re-
lated response as possible. This allows for a more accurate
determination of the interface state density as will be dis-
cussed later. It appears to be a common practice in much of
the literature on this topic to only measure the C-V response
down to 1 kHz. While this may give some useful informa-
tion, and provide indications of device performance, it will
also result in a significant underestimation of the extracted
magnitude of the interface state defect density. In Figs.
2a–2d, the 1 kHz C-V curves have been highlighted in
red to illustrate that a more accurate representation of the
interface defect response is obtained by measuring down to
200 Hz blue curves. It should be noted that although all
devices experienced a 30 s, 623 K RTA in N2, for back
contact formation, there has been no attempt as yet to anneal
the samples in forming gas, an approach which has been
shown to reduce interface defect concentrations on n-type
In0.53Ga0.47As MOS capacitor devices.17,21,22 Therefore, po-
FIG. 2. Color online Room temperature C-V frequency variation 200 Hz to 100 kHz of a 22%, b 10%, c 5%, and d 1%, NH42S treated,
Au /Ni / 8 nm Al2O3 /n-In0.53Ga0.47As / InP devices. All In0.53Ga0.47As samples were introduced to the ALD chamber load lock as quickly as possible
7 min after removal from NH42S solution, in order to minimize ambient exposure. The actual diameters of the capacitor devices tested were: 118 m,
106 m, 106 m, and 106 m, for the 22%, 10%, 5%, and 1% samples, respectively. The frequencies measured and plotted above are as follows 200 Hz,
400 Hz, 500 Hz, 800 Hz, 1 kHz, 1.5 kHz, 2.0 kHz, 2.5 kHz, 3.0 kHz, 4 kHz, 5 kHz, 8 kHz, 10 kHz, 20 kHz, 40 kHz, 80 kHz, and 100 kHz. The 1 kHz curves
have been highlighted in red to illustrate that a more accurate representation of the interface defect response is obtained by measuring down to 200 Hz.
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tential exists to further improve the C-V response of the 10%
device to obtain results comparable with those recently re-
ported by Kim et al.,22 although it must be noted that in
Kim’s work the C-V response is only shown for a much
more limited frequency range of 5 kHz and higher.
Another means to gauge the efficacy of the passivation
treatment on the n-type In0.53Ga0.47As devices is to compare
the deviation of the measured accumulation capacitance from
the expected theoretical capacitance. It has been reported for
n-type In0.53Ga0.47As that the theoretical C-V response is
asymmetrical in shape, with a reduction in accumulation ca-
pacitance expected on n-type due to both the fact that the
density of states in the In0.53Ga0.47As conduction band 1.7
1017 cm−3 is over one order of magnitude lower com-
pared to the In0.53Ga0.47As valence band 2.61018 cm−3,
and also due to charge quantization effects.12,23,24 Brammertz
et al.,25 have reported that the inclusion of a large interface
state distribution in the In0.53Ga0.47As conduction band leads
to an increase in the modeled theoretical accumulation ca-
pacitance, due to the capacitance contribution from these in-
terface states. This is in agreement with C-V responses typi-
cally measured on p-type and n-type In0.53Ga0.47As MOS
structures which do not exhibit the asymmetry between the
maximum accumulation capacitances. With regard to the
samples in this work the theoretical capacitance has been
calculated using a one dimensional self-consistent Poisson–
Schrödinger C-V simulation.26 This yields simulated theoret-
ical values of accumulation capacitance at Vgate=1.5 V in
the range 0.0065 to 0.007 F /m2 for an 8 nm thick Al2O3
film with dielectric constant values in the range 8 to 9. The
simulated accumulation capacitance of 0.007 F /m2 corre-
sponds to a capacitance equivalent thickness Cet of 4.9 nm
assuming a dielectric constant for SiO2=3.9. Based on the
physical thickness of 7.8 nm for the Al2O3 and assuming
dielectric constants for Al2O3=9 and for SiO2=3.9, yields an
equivalent oxide thickness Eot of 3.4 nm, which is 1.5
nm less than the simulated Cet. This can be accounted for by
an Eot correction which has been reported to be in the range
of 1.1 nm to 1.5 nm for devices on In0.53Ga0.47As.24
It can be seen in the C-V responses in Fig. 2 that the
actual measured accumulation capacitance at Vgate=1.5 V
exceeds the simulated theoretical capacitance of 0.007 F /m2
in all cases. The presence of interface states having energies
aligned with the In0.53Ga0.47As conduction band is the most
likely explanation for the measured capacitance exceeding
the theoretical capacitance for Al2O3 /n-In0.53Ga0.47As
structures.23–25 The difference between the measured and the-
oretical accumulation capacitance values, 	C in farad per
square meter, is 0.0025, 0.0015, and 0.0020, for the 22%,
5%, and 1% passivated devices, respectively. This is reduced
to 0.0009 for the 10% device and therefore the smallest de-
viation from the theoretical capacitance occurs for this
sample. This provides evidence that for the 10% passivated
device there is a reduction in the density of interface defects
degenerate with the conduction band. The presence of such
defects is technologically relevant for surface inversion
mode n-channel In0.53Ga0.47As MOSFETs, as beyond the
threshold voltage, any additional charge applied to the gate
will be partially compensated by charging of the interface
defect level in the In0.53Ga0.47As conduction band. The con-
sequence will be a decrease in transconductance with gate
voltage, and an apparent decrease in the inversion layer mo-
bility. Both of these effects are observed experimentally in
In0.53Ga0.47As surface inversion mode n-channel
MOSFETs.27
The C-V response at room temperature 295 K with ac
signal frequencies from 200 Hz to 100 kHz for the 22%,
10%, 5%, and 1%NH42S passivated p-type In0.53Ga0.47As
devices are shown in Figs. 3a–3d, respectively. The C-V
response at positive gate bias in this case is mainly attribut-
able to interface state defects, not surface inversion where
the capacitance becomes independent of the applied gate
bias.28 There does not appear to be a significant difference
between the various aqueous NH42S concentrations in
terms of their impact in reducing the interface defect re-
sponse observed on all devices at Vgate0.25 V to 1.5 V.
The clear improvement for the 10% treatment in reducing the
defect response on n-type devices is not as noticeable in the
p-type case. However, it is apparent in comparing the C-V
curves shown in Fig. 2 that over the whole bias range inves-
tigated Vgate−2 to 1.5 V the 10% treated p-type device
clearly exhibits the best characteristics in terms of having
both the lowest frequency dispersion and the steepest transi-
tion from depletion to accumulation. It is particularly impor-
tant in the case of these p-type devices to measure down to
very low frequencies 200 Hz in order to capture as much of
the interface defect related response as possible. This is nec-
essary in order to obtain a more accurate determination of the
extracted interface state density as will be discussed later. In
Figs. 3a–3d, the 1 kHz curves have been highlighted in
red to illustrate that a significantly better representation of
the interface defect response is obtained by measuring down
to 200 Hz blue curves. It is also the case that the hysteresis
measured around the flatband capacitance, Cfb at 100 kHz on
p-type devices is approximately 15% higher for the other
NH42S concentrations compared to the 10% passivated
p-type device, which has a hysteresis of 300 mV, as
shown in Fig. 4. The hysteresis for all n-type devices is
practically constant at 80 mV for the different NH42S
concentrations. Clockwise hysteresis was observed on n-type
samples while anticlockwise hysteresis was observed on
p-type samples. Note that the devices only experienced a 633
K, 30 s RTA in N2 during metallization, and that no specific
effort has been made to perform high temperature RTA as is
common practice to reduce hysteresis levels.
As described in the experimental section, the time be-
tween removal of the In0.53Ga0.47As sample from the aqueous
NH42S solution and loading into the ALD chamber was
minimized typically under 7 min. Therefore, the samples
saw as little exposure to ambient air and contaminants as was
possible within the experimental setup. This was the case for
all devices whose results are presented in Figs. 2 and 3. In
order to investigate the effect of increased ambient exposure
time, additional n-type and p-type samples were processed
where the time between the removal of the InGaAs samples
from a 10%NH42S solution to loading into the ALD cham-
ber was extended to 30 min. Figures 5a and 5b show
the C-V response at room temperature 295 K with ac signal
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frequencies from 200 Hz to 100 kHz for the 10%NH42S
passivated n-type and p-type In0.53Ga0.47As devices with 30
min ambient exposure. In comparing the n-type C-V re-
sponse in Fig. 5a of the sample with 30 min ambient expo-
sure, with that in Fig. 2b of the sample with 7 min ambient
exposure, it is immediately apparent that there is a significant
increase in the C-V frequency dispersion and in the defect
related response at negative gate bias for the device sub-
jected to longer ambient exposure. The difference between
the measured and theoretical accumulation capacitance val-
ues, 	C in farad per square meter, is 0.0020 for the 30 min
exposure device, compared to just 0.0009 for the 7 min ex-
posure device, which, as discussed previously, is suggestive
of an increase in defects degenerate with the In0.53Ga0.47As
conduction band upon longer ambient exposure. In the case
of the p-type MOS devices, a comparison of Figs. 5b and
3b also shows a clear increase in frequency dispersion over
the entire bias range examined for the longer ambient ex-
FIG. 3. Color online Room temperature C-V frequency variation 200 Hz to 100 kHz of a 22%, b 10%, c 5%, and d 1%, NH42S treated,
Au /Ni / 8 nm Al2O3 /p-In0.53Ga0.47As / InP devices. All In0.53Ga0.47As samples were introduced to the ALD chamber load lock as quickly as possible
7 minutes after removal from NH42S solution, in order to minimize ambient exposure. The actual diameters of the capacitor devices tested were:
111 m, 113 m, 110 m, and 105 m, for the 22%, 10%, 5%, and 1% samples, respectively. The frequencies measured and plotted above are as follows:
200 Hz, 400 Hz, 500 Hz, 800 Hz, 1 kHz, 1.5 kHz, 2.0 kHz, 2.5 kHz, 3.0 kHz, 4 kHz, 5 kHz, 8 kHz, 10 kHz, 20 kHz, 40 kHz, 80 kHz, and 100 kHz. The 1
kHz curves have been highlighted in red to illustrate that a more accurate representation of the interface defect response is obtained by measuring down to 200
Hz.
FIG. 4. Color online Hysteresis measured around Cfb at 100 kHz for all the
NH42S passivated n-type and p-type samples examined in this study. The
green diamond symbols represent the hysteresis values for the p-type de-
vices and the star symbols represent the values for n-type devices. The
dotted lines are guides for comparative purposes. The hysteresis measure-
ments were performed by sweeping at 100 kHz from negative to positive
gate bias for n-type devices 2.0 to 1.5 V, and from positive to negative
gate bias for p-type devices 1.5 to 2.0 V. There was no hold time in
accumulation, and two consecutive sweeps were performed, with hysteresis
values obtained from the second sweep.
FIG. 5. Color online Room temperature C-V frequency variation 200 Hz
to 100 kHz of a 10%NH42S treated Au /Ni /Al2O3 /n-In0.53Ga0.47As / InP,
and b 10%NH42S treated Au /Ni /Al2O3 /p-In0.53Ga0.47As / InP. In both
these cases, the time between removal of the InGaAs sample from the
10%NH42S solution to loading to the ALD chamber load lock was in-
creased to 30 min. The actual diameters of the capacitor devices tested
were: 114 m, and 106 m, for the n-type and p-type samples, respec-
tively. The frequencies measured and plotted above are as follows: 200 Hz,
400 Hz, 500 Hz, 800 Hz, 1 kHz, 1.5 kHz, 2.0 kHz, 2.5 kHz, 3.0 kHz, 4 kHz,
5 kHz, 8 kHz, 10 kHz, 20 kHz, 40 kHz, 80 kHz, and 100 kHz. The 1 kHz
curves are in red.
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posed sample. It is thus clear that extended ambient exposure
post-passivation and prior to ALD deposition causes a sig-
nificant degradation in device electrical properties on both
n-type and p-type In0.53Ga0.47As.
Prior to ALD deposition, in situ XPS was also performed
on the 10% passivated n-type samples after 7 and 30 min
exposure times to atmosphere. The As 2p core level spectra
of the 7 min and 30 min exposed n-In0.53Ga0.47As samples
are presented in Figs. 6a and 6b, respectively. Peak fits
were carried out using AANALYZER software,29 so that all
peaks could be fitted consecutively to provide the highest
level of conformality between the spectra, using previously
determined fitting parameters.13,30 Both samples show the
presence of As2O3, As2O5, elemental arsenic identified as
As–As, lower coordinated oxidation states labeled 2+ and
1+, tentatively ascribed to AsO and As2O, respectively, as
well as a peak corresponding to As surface states dimers and
possibly dangling bonds. The XPS results, as expected,
show an increase in the total oxide levels for the longer ex-
posed sample, with the most significant being that of the
As2O peak. As the As2O state has been seen to form prefer-
entially at the interface between the oxide and the
substrate,30 this could be evidence of the growth mechanism
of the oxide, with As2O forming initially, which then over
time converts to form the other oxidation states, consistent
with the growth of the As2O5 peak. It is also observed from
the XPS spectra that there is marked increase in the As sur-
face state related spectral feature for the sample exposed for
30 minutes as compared to the sample exposed for 7 min-
utes. This is potentially significant as a recent study by
Robertson31 identified As dimers as a possible source of in-
terface defects at the oxide/III-V interface as detected previ-
ously using in situ XPS studies by Milojevic et al.32 These
again could be formed as a result of the oxide growth, with
the formation of the As2O causing a disruption of the
interface.33
In the case of the n-type XPS samples analyzed here, the
corresponding electrical characteristics after ALD and gate
MOS device formations are seen in Fig. 2b for the 7 min
exposure sample and Figs. 5a for the 30 min exposure
sample. As discussed earlier, there is a noticeable increase in
the interface defect C-V response at negative gate bias for
the longer exposed device. It is possible that the increase in
As surface states, as observed by XPS, could be a contribu-
tory factor to this. It must be pointed out that correlation of
XPS and electrical results is difficult and while these results
may provide a suggestion as to the origin of some interface
defects responsible for the C-V response, a definitive state-
ment cannot be made as to the real significance of the role of
As surface states. The presence of Ga and In surface states
are also much more difficult to identify with XPS due to a
smaller binding energy separation between the peaks, as well
as reduced surface sensitivity due to the lower binding ener-
gies involved. It is the case that physical identification of
interface defects at the oxide/III-V interface remains one of
the most challenging topics in this field, where significantly
more analysis in areas such as electron spin resonance would
be extremely helpful toward atomic identification of the in-
terface defects.
It has been seen thus far that in terms of overall device
electrical performance the 10%NH42S passivation is supe-
rior on both n-type and p-type In0.53Ga0.47As to that of the
other NH42S concentrations 1%, 5%, and 22% examined.
This is in agreement with the results of the chemical and
physical investigations performed by Brennan et al.13 One
possible explanation for this is that the lower NH42S con-
centrations 1% and 5% provide insufficient protection to
the In0.53Ga0.47As surface to prevent significant reoxidation
during the 7 min ambient exposure, while the much higher
22% concentration leads to increased surface roughness and
consequently a degradation in device performance. It is pos-
sible that there is a transition point at a NH42S concentra-
tion of 10%, where the passivation is effective in suppress-
ing significant reoxidation without introducing the
detrimental effects of higher In0.53Ga0.47As surface rough-
ness. It has also been established at this point that minimiz-
ing the ambient exposure time after removal from the
NH42S solution prior to ALD is critical to device perfor-
mance. Given that they exhibited the most promising electri-
cal properties within this sample set, a detailed examination
of the interface state density and profiles is presented for the
n-type and p-type In0.53Ga0.47As devices which had received
the 10%NH42S treatment with minimal exposure post-
passivation. To this end, characterization of the interface
state density was performed using two approaches: a
FIG. 6. Color online The As 2p core level x-ray photoelectron spectra of
the a 7 min and b 30 min ambient exposed 10%NH42S n-In0.53Ga0.47As
samples. The in situ XPS was performed prior to ALD deposition.
024101-6 O’Connor et al. J. Appl. Phys. 109, 024101 2011
temperature-modified version of the high-low frequency C-V
technique; and an approximation to the more traditional con-
ductance method. This provides a useful comparison of these
two methods to characterize Dit for the oxide / In0.53Ga0.47As
system. Moreover, if the peak position and magnitude of the
Dit obtained with the two methods is comparable, this will
provide a higher level of confidence in terms of the Dit val-
ues obtained, which is important for the
high-k / In0.53Ga0.47As system, where the validity of the con-
ventional C-V and G-V approaches remains an issue of dis-
cussion. This analysis will focus on the characterization of
midgap interface defects, and does not encapsulate defects
degenerate with the In0.53Ga0.47As conduction band dis-
cussed earlier for n-type In0.53Ga0.47As devices.
The first method used to estimate Dit is a temperature-
modified version of the “combined high-low frequency C-V
method,” as discussed in Nicollian and Brews.34 At low fre-
quency, the interface traps have time to respond to the slowly
changing ac signal and therefore add a capacitance to the
measured low frequency C-V curve, CLF. In this work CLF
was taken at a frequency of 40 Hz and at room temperature
295 K. In this regard, it is worth emphasizing again the
importance of the earlier point about measuring to as low a
frequency as possible in order to maximize the interface state
response. By contrast, at high frequencies interface defect
states cannot respond in any significant way to the ac signal
and therefore they contribute little or no capacitance to the
high frequency C-V measurement, CHF. In this work, a slight
modification to the high-low frequency C-V method is per-
formed in that a high frequency curve at a reduced tempera-
ture is chosen where the interface defect response is mini-
mized further, and a more accurate Dit can therefore be
extracted. Thus, the CHF is taken at 1 MHz and a temperature
of 220 K in this work. The capacitance associated with the
interface states can be extracted using Eq. 1, and the Dit
estimation is obtained using Eq. 2. As stated by Nicollian
and Brews, one of the advantages of using this method is that
minimal assumptions regarding material properties are re-
quired, and Dit is estimated simply and directly from mea-
sured C-V curves without the need for simulation.34 One
significant caveat for employing this method, which is par-
ticularly important for narrow band gap materials such as
In0.53Ga0.47As, is that it will only work effectively where CLF
is chosen for a sample where the capacitance associated with
the interface state contribution goes through a peak within
the gate bias range examined. This is the case for the samples
used in this study with the 10%NH42S passivation, as can
be seen for the 200 Hz curves in Figs. 2b and 3b. For
samples with higher Dit where the interface defect related
response does not pass through a peak at low frequency e.g.,
see Fig. 3a the method is not as effective, as it is difficult
to distinguish between interface defects and a minority car-
rier contribution
Cit =  1CLF − 1Cox
−1
−  1CHF − 1Cox
−1
, 1
Dit =
Cit
q
. 2
The second method used here to estimate Dit is the more
commonly used approximation to the conductance
method.34,35 The equivalent parallel conductance Gp /
 is
estimated from the measured conductance Gm, and mea-
sured capacitance Cm against voltage sweep, using Eq. 3
below, where 
 is the fixed angular frequency, and Cox is the
oxide capacitance.34,35 One issue in particular for
In0.53Ga0.47As devices is which value to use for Cox in this
characterization. This is not particularly significant for the
p-type samples where the accumulation capacitance is very
close to the expected Cox. However, it is relevant in the case
of the n-type samples where the measured accumulation ca-
pacitance 0.008 F /m2 is lower than the expected Cox.
For these samples, the Cox value should be 0.0108 F /m2,
using the Al2O3 thickness determined by TEM and assuming
an Al2O3 dielectric constant of k=9, and this calculated Cox
as opposed to the measured accumulation capacitance is used
in the determination of interface state density for the n-type
samples Cox of 0.0108 F /m2 is also used in the analysis of
the p-type samples. The equivalent parallel conductance,
Gp, was converted to peak interface state density using the
approximation in Eq. 4, which assumes zero deviation in
surface potential band bending, and where q is the electronic
charge
Gp


 = 
Cox2 GmGm2 + 
2Cox − Cm2 , 3
Dit = Gp


  10.4 q . 4
The Dit profiles versus gate bias are shown for 10% passi-
vated devices on n-type and p-type In0.53Ga0.47As in Figs.
7a and 7b, respectively. First with regard to Fig. 7a it is
obvious that there is good agreement between the Dit esti-
mated from the temperature modified high-low method and
the approximation to the conductance method. The magni-
tude of the Dit is higher in the case of the conductance-based
technique, while the position and profile of the peaks are
very similar. In the case of the p-type devices in Fig. 7b,
there is again close agreement in terms of the peak profile
while the magnitude is also a little higher for the
conductance-based technique. This provides strong evidence
that both of these methods are valid routes to extracting Dit
for structures incorporating a high-k oxide layer on
In0.53Ga0.47As, provided appropriate caution is used in their
application. The fact that both methods employed here make
minimal assumptions regarding material properties only as-
sumption being k=9 for Al2O3 to calculate Cox and the pro-
files are simply extracted from actual electrical measure-
ments gives further confidence that the profiles presented are
truly representative of the device behavior. It is also a sig-
nificant result that the peak magnitude and position of the
extracted Dit using the conductance method, which utilizes
both measured capacitance and extracted parallel conduc-
tance data, yields very similar results to the Dit extracted
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independently using the high-low frequency C-V method,
which uses only measured capacitance data. This provides
evidence to support that the extraction of Dit using the con-
ductance method is valid for high-k on In0.53Ga0.47As.
Given that Dit profiles versus gate bias have thus far
been obtained using two independent approaches, the high-
low frequency C-V method and the conductance method, it
follows that a natural extension of this analysis is obtain the
Dit profile versus the In0.53Ga0.47As energy gap. Recent stud-
ies in the literature employed alternative methods to those
used in the present work in order to determine Dit versus
energy profiles for high-k / In0.53Ga0.47As system. Brammertz
et al.12 used an admittance spectroscopy technique, while Ali
et al.36 employed an equivalent circuit model. In the case of
Ali et al. the peak Dit was estimated at an energy of approxi-
mately Ev+0.4 eV, while in both works the reported peak
Dit magnitudes were in the range 71012 cm−2 eV1 to 5
1013 cm−2 eV1. In the case of the samples in the present
work, if we consider that at high frequency 1 MHz and low
temperature 220 K that the interface state contribution is
negligible, then it follows that the measured capacitance is
comprised of the semiconductor capacitance, Cs, in series
with the oxide capacitance, Cox. Therefore, it is possible to
calculate the semiconductor depletion width and hence the
semiconductor potential. This in turn allows the calculation
of a corresponding energy position for the Dit profiles plotted
versus gate bias in Figs. 7a and 7b.34 Using the procedure
described above the Dit profiles versus In0.53Ga0.47As band
gap energy are plotted in Figs. 8a and 8b Note: the mea-
sured minimum capacitance at high frequency, 1 MHz, and
low temperature, −50 °C, was used to obtain more accurate
doping concentrations, yielding 2.91017 cm−3 for the
10% n-type sample, and 3.61017 cm−3 for the
10% p-type sample. These values are very close to the
nominal doping of 4.01017 cm−3 and within the expected
doping error range, and the actual measured doping values
were used in the analysis for these samples to provide greater
accuracy in the extraction of the Dit profiles. High frequency
and low temperature was used in order to minimize any con-
tribution of interface states to the measured minimum ca-
pacitance. It is also noted that employing these doping con-
centrations Vfb @ 100 kHz values of 0.40 V, and 0.62 V,
were obtained for the 10% n-type and 10% p-type samples
respectively. Table I summarizes the energy positions of the
peak Dit with respect to the valence band edge, and the inte-
grated Dit values were obtained by integrating over the range
Ev+ 0.2 eV to Ev+ 0.65 eV for n-type and p-type de-
vices. It is seen in comparing Figs. 8a and 8b that there is
good agreement between the conductance method and high-
FIG. 7. Dit profiles vs gate bias extracted from the high-low frequency C-V
method, and the conductance method, for 10%NH42S passivated devices
on a n-type and b p-type In0.53Ga0.47As devices. It is seen that there is
good agreement between the conductance and high-low methods in deter-
mining the peak profile and magnitude.
FIG. 8. Interface state density profiles for 10%NH42S passivated n-type
and p-type devices extracted using a the conductance method, and b the
high-low method, and plotted vs In0.53Ga0.47As band gap energy.
TABLE I. Summary of the integrated Dit values obtained by integrating
over the range Ev+ 0.2 eV to Ev+ 0.65 eV, and also the energy posi-
tions of peak Dit with respect to the valence band edge, for n-type and
p-type In0.53Ga0.47As devices.
Integrated Dit
cm−2
Defect energy
eV
n -type p -type n-type p-type
High-low 2.41012 1 .61012 Ev+0.34 Ev+0.40
Conductance 3 .41012 1 .61012 Ev+0.34 Ev+0.40
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low frequency C-V method in terms of the extracted peak
profiles and magnitudes. The conductance method and high-
low method yield identical values for the peak Dit energy
position over n-type Ev+0.34 eV, and over p-type Ev
+0.40 eV. While there is a slight difference in the peak
energy position when comparing n-type and p-type, it is pos-
sible that it is within expected experimental error for this
type of characterization. It has been reported that in estimat-
ing the energy position for defects on Si-based devices that
the error in the peak position can be of the order of 0.05
eV.37 It is seen in Fig. 8a and in Table I that the Dit mag-
nitude extracted using the conductance method is almost
identical for n-type and p-type devices. The similarity in Dit
magnitude over n-type and p-type is also evident for Dit
extracted from the high-low frequency C-V method, see Fig.
8b and Table I. Given the similarity in the magnitude of the
integrated Dit, as well as the proximity of the estimated peak
positions, it is likely that the same defect is being observed
over n-type and p-type devices for the samples investigated
in this work. Assuming that it is indeed the same defect these
results indicate it has an integrated Dit of 2.51012 cm−2
11012 cm−2, positioned in the middle of the InGaAs
band gap, at approximately 0.37 eV 0.03 eV from the
valence band edge.
IV. CONCLUSIONS
In this investigation into the effectiveness of varying am-
monium sulphide NH42S concentrations from 1% to 22%
in the passivation of n-type and p-type In0.53Ga0.47As, multi-
frequency C-V results indicated that the lowest frequency
dispersion over the bias range examined occurs for n-type
and p-type devices treated in 10%NH42S solution. It has
also been shown that there is a deleterious effect on device
behavior for increased ambient exposure time after removal
from 10%NH42S solution and that XPS analysis has de-
tected changes in the composition of the regrown oxide on
this timescale. Estimations of interface state density, Dit, ex-
tracted from an approximation to the conductance method,
and independently from the temperature-modified high-low
frequency C-V method, show very good agreement both in
terms of magnitude and characteristic peak profile for the
optimum 10%NH42S passivated In0.53Ga0.47As devices.
This indicates that the conductance method can be applied to
devices incorporating high-k oxides on In0.53Ga0.47As. Re-
sults suggest that the same defect is observed over these
n-type and p-type devices having an integrated Dit of 2.5
1012 cm−2 11012 cm−2, positioned in the middle of
the In0.53Ga0.47As band gap, with the peak density approxi-
mately 0.37 eV 0.03 eV from the valence band edge.
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